



Faculty of Electronic and Computer Engineering

**STATISTICAL MODELLING AND OPTIMIZATION OF INPUT
PROCESS PARAMETERS VARIATIONS IN SILICON-ON-
INSULATOR MOSFET DEVICE**

Muhammad Nazirul Ifwat bin Abd Aziz

Master of Science in Electronic Engineering

2017

**STATISTICAL MODELLING AND OPTIMIZATION OF INPUT PROCESS
PARAMETERS VARIATIONS IN SILICON-ON-INSULATOR MOSFET DEVICE**

MUHAMMAD NAZIRUL IFWAT BIN ABD AZIZ

**A thesis submitted
in fulfillment of requirements for the degree of Master of Science
in Electronic Engineering**


Faculty of Electronic and Computer Engineering

UNIVERSITI TEKNIKAL MALAYSIA MELAKA

2017

DECLARATION

I declare that this thesis entitles “Statistical modelling and Optimization of Input Process parameters Variations in Silicon-on-insulator MOSFET device” is the result of my own research except as cited in the references. The thesis has not been accepted for any degree and is not concurrently submitted in candidature of any other degree.

Signature : 

Name : MUHAMMAD NAZIRUL IFWAT BIN ABD
AZIZ

Date : 16 November 2017.

APPROVAL

I hereby declare that I have read this thesis and in my opinion, this thesis is sufficient in terms of scope and quality for the award of Master of Science in Electronic Engineering.

Signature : 
Name : DR. FAUZIYAH BINTI SALEHUDDIN
Date : 16 NOVEMBER 2017 .

DEDICATION

To my beloved mother and father

ABSTRACT

The steady miniaturization of the conventional (planar bulk) Metal Oxide Semiconductor Field Effect Transistor (MOSFET) has been effective in providing continual improvements in integrated circuit performance. However, increased leakage current and variability in transistor performance are the major challenges for continued scaling of bulk-Si MOSFET technology. Therefore, Silicon-on-insulator (SOI) technology has been recognized as an effective approach to mitigate the short-channel effect (SCE) problems. SOI technology allows optimum electrical characteristics to be obtained for low power and high performance circuits. In this research, the impact of the process parameters such as halo implantation energy, halo implantation dose, Source/Drain implantation Dose, and Source/Drain (S/D) implantation energy on the response characteristics for the NMOS and PMOS SOI MOSFET devices were investigated. The virtual fabrication of the device was performed using ANTHENA module while the device electrical characteristics were simulated using ATLAS module. ANTHENA and ATLAS are the modules contained in Silvaco TCAD software. These two modules were combined with an appropriate statistical method to aid in designing and optimizing the process parameters. In the optimization of the process parameter variations towards the multiple device's characteristics of SOI MOSFET devices, Taguchi method and 2k factorial designs were used. The performance between these two methods in the NMOS and PMOS SOI MOSFET device was evaluated. Based on the observation, it was found that the results given by the Taguchi method were more accurate than 2k Factorial designs due to the presence of noise factors. In PMOS device, the most dominant or significant factors for S/N Ratio were Halo implantation dose and S/D implantation energy. While the S/N Ratio values after the optimization approach for V_{TH} , SS, I_{OFF} and I_{ON} were 91.27dB, -39.37dB, 335.68dB and -80.16dB respectively. Meanwhile, for NMOS, the most dominant or significant factor for S/N Ratio was S/D implantation energy. The S/N ratio values after the optimization approach for V_{TH} , SS, I_{OFF} and I_{ON} were 53.64dB, -38.60dB, 234.86dB and 54.70dB respectively. All these values were within the predicted range. In PMOS device, the results showed that the V_{TH} , SS, I_{OFF} and I_{ON} after optimization approaches were -0.573V, 92.95mV/dec, 26.04×10^{-18} A/ μ m and 98.19 μ A/ μ m respectively. For NMOS device, the values of V_{TH} , SS, I_{OFF} and I_{ON} after optimization approaches were +0.546V, 85.08mV/dec, 2.034pA/ μ m and 344.17 μ A/ μ m respectively. Most of the results obtained were within the range and met the requirement of low power (LP) technology for the year 2016 as predicted by International Technology Roadmap for Semiconductor (ITRS) 2013. As a conclusion, the design of NMOS and PMOS SOI MOSFET has successfully been created and through the Taguchi method, the optimal solution for the robust design of the devices has successfully been achieved.

ABSTRAK

Proses pengecilan saiz yang stabil untuk konvensional Transistor Kesan Medan Logam-Oksida-Semikonduktor (MOSFET) dengan jayanya telah memberi cara yang berkesan dalam memastikan peningkatan prestasi dalam litar bersepadu. Namun demikian, peningkatan masalah arus bocor serta kebolehubahan dalam prestasi transistor adalah masalah paling mencabar dalam usaha mengecilkan teknologi MOSFET. Oleh itu, Silikon di atas Penebat (SOI) telah dikenali sebagai salah satu cara menghalang dari masalah kesan salur pendek (SCE). Teknologi SOI membolehkan ciri elektrik yang optimum dapat diperolehi untuk litar kuasa rendah dan berprestasi tinggi. Dalam kajian ini, kesan parameter proses seperti tenaga implantasi halo, dos implantasi halo, dos implantasi punca/salir dan juga tenaga implantasi punca/salir terhadap ciri-ciri NMOS and PMOS SOI MOSFET telah diselidik. Fabrikasi maya bagi peranti ini telah disimulasikan menggunakan modul ATHENA manakala bagi ciri elektrik, peranti dijalankan menggunakan modul ATLAS. Modul ATHENA dan ATLAS ini adalah modul yang terkandung didalam perisian Silvaco TCAD. Kedua-dua modul ini digabungkan dengan kaedah statistik yang sesuai untuk membantu mereka bentuk serta mengoptimumkan parameter proses. Bagi membolehkan variasi parameter proses yang optimum dijalankan terhadap pelbagai ciri elektrik untuk peranti SOI MOSFET, reka bentuk kaedah Taguchi dan 2k-factorial telah digunakan. Prestasi antara kedua-dua kaedah dalam peranti NMOS dan PMOS SOI MOSFET telah dinilai. Berdasarkan pada pemerhatian, didapati bahawa keputusan yang diberikan oleh kaedah Taguchi adalah lebih tepat daripada reka bentuk 2k-factorial disebabkan kehadiran faktor hingar. Didalam peranti PMOS, faktor yang paling dominan atau paling ketara bagi nisbah S/N ialah dos implantasi halo dan tenaga implantasi S/D. Nilai nisbah S/N selepas dioptimumkan bagi V_{TH} , SS, I_{OFF} dan I_{ON} adalah 91.27dB, -39.37dB, 335.68dB dan -80.16dB masing-masing. Untuk peranti NMOS pula, faktor yang paling dominan atau paling ketara bagi nisbah S/N adalah faktor tenaga implantasi S/D. Nilai nisbah S/N bagi V_{TH} , SS, I_{OFF} dan I_{ON} selepas dioptimumkan adalah 53.64dB, -38.60dB, 234.86dB dan 54.70dB masing-masing. Semua nilai yang telah dioptimumkan berada didalam julat yang diramalkan. Didalam peranti PMOS, keputusan V_{TH} , SS, I_{OFF} dan I_{ON} selepas dioptimumkan menunjukkan nilai sebanyak -0.573V, 92.95mV/dec, 26.04×10^{-18} A/ μ m dan 98.19 μ A/ μ m masing-masing. Didalam peranti NMOS, nilai V_{TH} , SS, I_{OFF} dan I_{ON} selepas dioptimumkan adalah +0.546V, 85.08mV/dec, 2.034pA/ μ m dan 344.17 μ A/ μ m masing-masing. Kebanyakan keputusan adalah didalam julat yang dibenarkan dan memenuhi keperluan yang telah ditetapkan oleh teknologi kuasa rendah (LP) untuk tahun 2016 yang telah ditetapkan oleh Hala Tuju Teknologi Antarabangsa bagi Semikonduktor (ITRS) 2013. Sebagai kesimpulan, rekabentuk NMOS and PMOS SOI MOSFET telah berjaya direka dan melalui kaedah Taguchi, penyelesaian optimum untuk reka bentuk yang tegap untuk peranti telah berjaya dicapai.

ACKNOWLEDGEMENTS

First and foremost, I would like to take this opportunity to express my sincere acknowledgment to my supervisor Dr. Fauziyah binti Salehuddin from the Centre for Telecommunication Research and Innovation (CeTRI), Faculty of Electronic and Computer Engineering (FKEKK), Universiti Teknikal Malaysia Melaka (UTeM) for his essential supervision, support, and encouragement towards the completion of this thesis.

I would also like to express my greatest gratitude to Dr. Anis Suhaila bte Mohd Zain from Faculty of Electronic and Computer Engineering, co-supervisor of this research for his advice and suggestions in the evaluation of SOI architecture. Special thanks to UTeM for sponsoring this work under short-term grant project (PJP/2014/FKEKK(6B)/S01341) for the financial support throughout this project.

Particularly, I would also like to express my deepest gratitude to my beloved mother and father, Abd Aziz Bin Sabran and Yusliza Binti Mat Yusoff. Next, my postgraduate colleagues, Amyrul, Aizat, Anthony, Nasrullah and Nor Faezah for their help completing this research.

TABLE OF CONTENTS

	PAGE
DECLARATION	
APPROVAL	
DEDICATION	
ABSTRACT	i
ABSTRAK	ii
ACKNOWLEDGEMENTS	iii
TABLE OF CONTENTS	iv
LIST OF TABLES	viii
LIST OF FIGURES	xii
LIST OF ABBREVIATIONS	xvii
LIST OF APPENDICES	xviii
LIST OF PUBLICATIONS	xix
 CHAPTER	
1. INTRODUCTION	1
1.0 Research Background	1
1.1 Problem Statement	2
1.2 Research Objectives	3
1.3 Scope of Research	4
1.4 Contributions of Works	4
1.5 Thesis Organization	5
 2. LITERATURE REVIEW	7
2.0 MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor)	7
2.1.1 Electrical characteristics of MOSFET	8
2.1.2 Evolution of MOSFET with scaling technology	9
2.2 Scaling of MOSFET	10
2.2.1 End of constant field scaling	12
2.3 Short Channel Effect (SCE)	13
2.4 The Need for Low Power Electronic Device	13
2.5 Silicon-On-Insulator (SOI) MOSFET Design	14
2.5.1 Implementing SOI in Fabrication	15
2.5.2 Development and motivation that brought SOI to the new stage	15
2.5.3 Fully depleted SOI MOSFET (FD MOSFET) Versus Partially Depleted SOI MOSFET (PD MOSFET)	17
2.5.4 Advantages of SOI MOSFET compared to Conventional Bulk MOSFET	19
2.5.5 Disadvantages of the SOI technologies	20
2.6 Process Parameter Variations	21
2.7 Statistical modelling and optimization	21
2.7.1 Taguchi Method L9 Orthogonal array	23
2.7.2 2K- factorial Method	24
2.7.3 Design of Experiment	25
2.8 International Roadmap for Semiconductor	26
2.9 Summary	28

3.	METHODOLOGY	29
3.0	Introduction	29
3.1	Basic block diagram of NMOS transistor	29
3.2	Fabrication and Design of 100n Silicon on Insulator (SOI) MOSFET	31
3.2.1	Mesh Initialization	32
3.2.2	Well Oxidation	32
3.2.3	Box formation	33
3.2.4	Mask Nitride Deposition	34
3.2.5	Photoresist Layer Etching	34
3.2.6	Setup of a Silicon Trench Machine	35
3.2.7	Trench Sidewall Passivation	36
3.2.8	Chemical Mechanical Polishing (CMP)	36
3.2.9	Sacrificial Oxidation	37
3.2.10	Gate Oxide Growth	38
3.2.11	Threshold Voltage Adjustment Implantation	38
3.2.12	Polysilicon Gate Deposition	40
3.2.13	Halo Implantation	41
3.2.14	Sidewall Spacer	41
3.2.15	Source/Drain Implantation	42
3.2.16	Silicide Growth	43
3.2.17	PECVD & BPSG Oxide Deposition	44
3.2.18	Pattern Source/Drain Contact and Compress Implantation	45
3.2.19	Aluminum Metallization	46
3.2.20	Aluminium Etching	47
3.2.21	Mirror SOI MOSFET Structure	47
3.2.22	Structure with 18 nm Gate Length	48
3.3	Optimization Approach	49
3.3.1	Optimization Process Flow	51
3.3.2	Taguchi Method Approach	51
3.3.2.1	Process Parameters and their levels	52
3.3.2.2	Selection of Orthogonal array	52
3.3.3	2k-factorial Orthogonal using L_8	54
3.3.4	array Signal to noise ratio (SNR)	54
3.3.5	Analysis of Variance (ANOVA)	56
3.4	Summary	59
4.	COMPARISON ANALYSIS BETWEEN TAGUCHI METHOD AND 2K-FACTORIAL DESIGN IN SOI MOSFET OPTIMIZATION	60
4.0	Introduction	60
4.1	Characterization of NMOS device and its layout	60
4.2	Characterization of PMOS device and its layout	63
4.3	Optimization of NMOS device using L_8 (2^4) Taguchi method	65
4.3.1	Analysis of Taguchi method towards electrical characteristics of device	66
4.3.2	Signal to Noise ratio Analysis (SNR)	68
4.3.3	ANOVA Analysis for L_8 Orthogonal Array Taguchi Method	70
4.3.4	S/N Ratio Plot for the electrical characteristics	75
4.3.4.1	V_{TH} S/N Ratio graph	75
4.3.4.2	Subthreshold Slope (SS) S/N Ratio graph	76
4.3.4.3	Drive current (I_{ON}) S/N ratio graph	77

4.3.4.4	Leakage current (I_{OFF}) S/N ratio graph	78
4.3.5	S/N ratio prediction for V_{TH} Nominal-the-best	79
4.3.6	S/N ratio prediction for V_{TH} Nominal-the-best (Mean)	80
4.3.7	S/N ratio prediction for SS (smaller-the-best)	81
4.3.8	S/N ratio prediction for I_{OFF} Lower-the-best	82
4.3.9	S/N ratio prediction for I_{ON} Larger-the-best	83
4.3.10	Confirmation test for the electrical characteristics	84
4.4	Optimization of SOI MOSFET device using L_8 (2^4) 2k-factorial	86
4.4.1	2k-factorial array design with four process parameters	86
4.4.2	Experimental results of 2k-factorial	87
4.4.2.1	Threshold voltage results	87
4.4.2.2	Subthreshold voltage results	88
4.4.2.3	Leakage current results	89
4.4.2.4	Drive current results	89
4.4.3	Estimation of Factor Effect	90
4.4.4	Normal plot graph	92
4.4.4.1	Normal plot graph for V_{TH}	92
4.4.4.2	Normal plot graph for S_S	93
4.4.4.3	Normal plot graph for I_{OFF}	93
4.4.4.4	Normal plot graph for I_{ON}	94
4.4.5	Four process parameters of Pareto chart	95
4.4.5.1	Pareto Chart of V_{TH}	95
4.4.5.2	Pareto Chart of SS	96
4.4.5.3	Pareto Chart of I_{OFF}	97
4.4.5.4	Pareto Chart of I_{ON}	98
4.4.6	Analysis of Main effect plot	99
4.4.6.1	Main effect plot of V_{TH}	99
4.4.6.2	Main effect plot of SS	100
4.4.6.3	Main effect plot of I_{OFF}	101
4.4.6.4	Main effect plot of I_{ON}	102
4.4.7	Analysis of Variance for 2k-factorial method	103
4.4.7.1	Analysis of Variance for V_{TH}	103
4.4.7.2	Analysis of Variance for SS	104
4.4.7.3	Analysis of Variance of I_{OFF}	104
4.4.7.4	Analysis of Variance of I_{ON}	105
4.4.8	Best setting and Confirmation test	105
4.5	Comparison result prediction between Taguchi method and 2k-factorial	108
4.6	Summary	110
5.	OPTIMIZATION OF 18 NM GATE LENGTH FOR NMOS AND PMOS DEVICE	111
5.0	Introduction	111
5.1	Optimization SOI MOSFET device using L_9 taguchi method.	111
5.1.1	NMOS process parameters and two noise factor	112
5.1.2	PMOS process parameters and two noise factor	113
5.2	Analysis of L_9 taguchi method of SOI MOSFET.	113
5.2.1	NMOS data tabulation result.	114
5.2.2	PMOS data Tabulation result	116
5.3	Signal to Noise Ratio Analysis (SNR)	117
5.3.1	Signal to Noise Ratio for NMOS SOI MOSFET analysis	118

5.3.1.1	S/N Ratio graph of V_{TH} for NMOS device	119
5.3.1.2	S/N Ratio graph of SS for NMOS device	121
5.3.1.3	S/N Ratio graph of I_{ON} for NMOS device	122
5.3.1.4	S/N Ratio graph of I_{OFF} for NMOS device	123
5.3.2	Signal to Noise Ratio for SOI PMOS device analysis	125
5.3.2.1	S/N Ratio graph of V_{TH} for PMOS device	126
5.3.2.2	S/N Ratio graph of SS for PMOS device	128
5.3.2.3	S/N Ratio graph of I_{ON} for PMOS device	129
5.3.2.4	S/N Ratio graph of I_{OFF} for PMOS device	130
5.4	ANOVA analysis for L_9 orthogonal array taguchi method	132
5.4.1	ANOVA of V_{TH} for NMOS device	132
5.4.2	ANOVA of I_{ON} for NMOS device	134
5.4.3	ANOVA of SS for NMOS device	135
5.4.4	ANOVA of I_{OFF} for NMOS device	136
5.4.5	ANOVA of V_{TH} for PMOS device	138
5.4.6	ANOVA of SS for PMOS device	139
5.4.7	ANOVA of I_{ON} for PMOS device	142
5.4.8	ANOVA of I_{OFF} for PMOS device	141
5.5	Confirmation experiment	142
5.5.1	Confirmation results for SOI NMOS device	143
5.5.2	Confirmation results for SOI PMOS device	145
5.6	Improvements of the electrical characteristics of the SOI MOSFET device	148
5.7	Summary	149
6.	CONCLUSION AND FUTURE WORK	151
6.0	Conclusion	151
6.1	Recommendation and future development	152
	REFERENCES	154
	APPENDICES	167

LIST OF TABLES

TABLE	TITLE	PAGE
2.1	Constant scaling theories	12
2.2	Experimental Layout Using L_9 (3^4) Orthogonal Array	25
2.3	2k-factorial example for 2^{4-1}	27
2.4	Example of orthogonal array layout using '+' and '-' signs.	27
2.5	ITRS specification	28
3.1	Process parameters variation of 100 nm SOI MOSFET	53
3.2	L_9 Orthogonal array layout	53
3.3	L_8 Orthogonal array layout	54
3.4	2k-factorial experimental layout using $L_8(24)$ orthogonal array	55
4.1	L_8 orthogonal array layout for experiment	65
4.2	Parameters and their levels	66
4.3	Two noise factors and their levels	66
4.4	V_{TH} values of L_8 orthogonal array	67
4.5	Leakage current value of L_8 orthogonal array	67
4.6	Drive current value of L_8 orthogonal array	67
4.7	Subthreshold slope of L_8 orthogonal array	68
4.8	Value of overall S/N ratio of the device characteristic	69
4.9	Signal-to-noise ratio response of V_{TH}	69
4.10	Signal-to-noise ratio response of S_S	70

4.11	Signal-to-noise ratio response of I_{ON}	70
4.12	Signal-to-noise ratio response of I_{OFF}	70
4.13	ANOVA result for V_{TH} values	71
4.14	ANOVA result for S_S values	73
4.15	ANOVA result for I_{ON} values	74
4.16	ANOVA result for I_{OFF} values	75
4.17	Prediction of optimize level for V_{TH}	80
4.18	Prediction of optimize level for V_{TH} (Mean)	81
4.19	Prediction of optimize level for SS	82
4.20	Prediction of optimize level for I_{OFF}	83
4.21	Prediction of optimize level for I_{ON}	84
4.22	Best Setting Parameters for SOI device	85
4.23	Best setting value for V_{TH}	85
4.24	Best setting value for SS	85
4.25	Best setting value for I_{OFF}	85
4.26	Best setting value for I_{ON}	85
4.27	2k-factorial design parameters	86
4.28	L_8 Array Layout for 2k-Factorial	87
4.29	V_{TH} results based on L_8 2k-factorial design	88
4.30	SS results based on L_8 2k-factorial design	88
4.31	I_{OFF} results based on L_8 2k-factorial design	89
4.32	I_{ON} results based on L_8 2k-factorial design	90
4.33	Estimation of factor effect for V_{TH}	90
4.34	Estimation of factor effect for SS	91
4.35	Estimation of factor effect for I_{OFF}	91

4.36	Estimation of factor effect for I_{ON}	91
4.37	Analysis of variance for V_{TH}	104
4.38	Analysis of variance for SS	104
4.39	Analysis of variance for I_{OFF}	105
4.40	Analysis of variance for I_{ON}	105
4.41	Best setting for V_{TH}	106
4.42	Best setting for SS	106
4.43	Best setting for I_{OFF}	106
4.44	Best setting for I_{ON}	106
4.45	Confirmation result for V_{TH}	107
4.46	Confirmation result for SS	107
4.47	Confirmation result for I_{OFF}	107
4.48	Confirmation result for I_{ON}	107
4.49	Best setting prediction of 2k-factorial and Taguchi methods	108
5.1	L_9 Orthogonal array layout of experiment	112
5.2	Process parameters and their level of NMOS device	112
5.3	Two noise factor of L_9 taguchi method of NMOS device	112
5.4	Process parameters and their level of PMOS device	113
5.5	Two noise factor of L_9 Taguchi method of PMOS device	113
5.6	V_{TH} values of L_9 array for NMOS device	114
5.7	I_{OFF} values of L_9 array for NMOS device	115
5.8	I_{ON} values of L_9 array for NMOS device	115
5.9	SS values of L_9 array for NMOS device	115
5.10	V_{TH} values of L_9 array for PMOS device	116
5.11	I_{OFF} values of L_9 array for PMOS device	116
5.12	I_{ON} values of L_9 array for PMOS device	117

5.13	SS values of L_9 array for PMOS device	117
5.14	The overall value of S/N ratio for the NMOS device characteristic	118
5.15	Signal-to-noise ratio response of V_{TH} for NMOS device	119
5.16	Signal-to-noise ratio response of SS for NMOS device	121
5.17	Signal-to-noise ratio response of I_{ON} for NMOS device	123
5.18	Signal-to-noise ratio response of I_{OFF} for NMOS device	124
5.19	The overall value of S/N ratio for the PMOS device characteristic	125
5.20	Signal-to-noise ratio response of V_{TH} for PMOS device	126
5.21	Signal-to-noise ratio response of SS for PMOS device	128
5.22	Signal-to-noise ratio response of I_{ON} for PMOS device	130
5.23	Signal-to-noise ratio response of I_{OFF} for PMOS device	131
5.24	ANOVA result of V_{TH} values for NMOS device	133
5.25	ANOVA result of I_{ON} values for NMOS device	135
5.26	ANOVA result of SS values for NMOS device	136
5.27	ANOVA result of I_{OFF} values for NMOS device	137
5.28	ANOVA result of V_{TH} values for PMOS device	138
5.29	ANOVA result of SS values for PMOS device	140
5.30	ANOVA result of I_{ON} values for PMOS device	141
5.31	ANOVA result of I_{OFF} values for PMOS device	142
5.32	Best Setting parameters for NMOS SOI device	143
5.33	Best Setting parameters for PMOS SOI device	143
5.34	Confirmation results of V_{TH} for SOI NMOS device	144
5.35	Confirmation results of SS for SOI NMOS device	144
5.36	Confirmation results of I_{OFF} for SOI NMOS device	145
5.37	Confirmation results of I_{ON} for SOI NMOS device	145
5.38	Confirmation results of V_{TH} for SOI PMOS device	146
5.39	Confirmation results of SS for SOI PMOS device	146

5.40	Confirmation results of I_{OFF} for SOI PMOS device	147
5.41	Confirmation results of I_{ON} for SOI PMOS device	148
5.42	Comparison of electrical characteristics with different device	149

LIST OF FIGURES

FIGURE	TITLE	PAGE
2.1	Basic structure of MOSFET	7
2.2	MOSFET operating modes	8
2.3	MOSFET constant field scaling	10
2.4	(a) FD SOI MOSFET and (b) PD SOI MOSFET structures	18
2.5	Bulk and SOI structures	20
3.1	Basic NMOS process simulation flowchart	30
3.2	Flowchart of SOI MOSFET design	31
3.3	P-type substrate doping concentration	32
3.4	MOSFET structure after oxide deposition	33
3.5	Box Formation of SOI MOSFET	33
3.6	MOSFET structure after nitride deposition and photoresist	34
3.7	MOSFET structure after photoresist etching	35
3.8	MOSFET structure after nitride etching and photoresist removal	35
3.9	MOSFET structure after new oxide layer deposition	36
3.10	MOSFET structure after CMP	37
3.11	MOSFET structure after sacrificial oxidation	38
3.12	MOSFET structure after growth of gate oxide	39
3.13	Threshold voltage adjustment implantation	40
3.14	Polysilicon gate deposition	40

3.15	MOSFET structure before and after halo implantation	41
3.16	Depositing and etching nitride	42
3.17	MOSFET structure after Source/Drain implantation	43
3.18	MOSFET structure after silicide growth	44
3.19	MOSFET structure after BPSG process	45
3.20	MOSFET structure after compress implantation	45
3.21	MOSFET structure after aluminium metallization	46
3.22	MOSFET structure after aluminium etching	47
3.23	100 nm SOI MOSFET structure after mirroring	48
3.24	Optimization flowchart	50
3.25	Steps of implementing the Taguchi method	51
4.1	Doping structure of NMOS SOI device	61
4.2	Graph I_D versus V_G for NMOS SOI device	62
4.3	Graph subthreshold voltage between I_D versus V_G for NMOS SOI device	62
4.4	Contour layout of PMOS SOI device	63
4.5	I_D versus V_G graph for PMOS SOI device	64
4.6	Graph subthreshold voltage between I_D - V_G of PMOS SOI device	64
4.7	Pareto plot of factor effect on S/N ratio for V_{TH}	72
4.8	Pareto plot of factor effect on S/N ratio for SS	73
4.9	Pareto plot of factor effect on S/N ratio for I_{ON}	74
4.10	Pareto plot of factor effect on S/N ratio for I_{OFF}	75
4.11	S/N ratio graph of V_{TH}	76
4.12	S/N ratio graph of SS	77
4.13	S/N ratio graph of I_{ON}	78

4.14	S/N ratio graph of I_{OFF}	79
4.15	V_{TH} normal plot graph	92
4.16	SS normal plot graph	93
4.17	I_{OFF} normal plot graph	94
4.18	I_{ON} normal plot graph	95
4.19	Pareto chart of V_{TH}	96
4.20	Pareto chart of SS	97
4.21	Pareto chart of I_{OFF}	98
4.22	Pareto chart of I_{ON}	99
4.23	Main effect plot of V_{TH}	100
4.24	Main effect plot of SS	101
4.25	Main effect plot of I_{OFF}	102
4.26	Main effect plot of I_{ON}	103
5.1	S/N ratio graph of V_{TH} for NMOS device	120
5.2	Mean graph of V_{TH} for NMOS device	120
5.3	S/N ratio graph of SS for NMOS device	122
5.4	S/N ratio graph of I_{ON} for NMOS device	123
5.5	S/N ratio graph of I_{OFF} for NMOS device	124
5.6	S/N ratio graph of V_{TH} for PMOS device	127
5.7	Mean graph of V_{TH} for PMOS device	127
5.8	S/N ratio graph of SS for PMOS device	129
5.9	S/N ratio graph of I_{ON} for PMOS device	130
5.10	S/N ratio graph of I_{OFF} for PMOS device	132
5.11	Pareto plot of V_{TH} characteristic for NMOS device	134
5.12	Pareto Plot of I_{ON} characteristic for NMOS device	135

5.13	Pareto plot of SS characteristic for NMOS device	136
5.14	Pareto Plot of I_{OFF} characteristic for NMOS device	137
5.15	Pareto plot of V_{TH} characteristic for PMOS device	141
5.16	Pareto Plot of SS characteristic for PMOS device	140
5.17	Pareto Plot of I_{ON} characteristic for PMOS device	141
5.18	Pareto Plot of I_{OFF} characteristic for PMOS device	142

LIST OF ABBREVIATION

ANOVA	-	Analysis of Variance
BOX	-	Buried oxide thickness
CMOS	-	Complementary Metal–Oxide Semiconductor
FD MOSFET	-	Full depeleted SOI MOSFET
I_{OFF}	-	Gate leakage current
I_{ON}	-	Drive current
ITRS	-	International Technology Roadmap for Semiconductors
L	-	Channel Length
MOS	-	Metal Oxide Semiconductor
MOSFET	-	Metal Oxide Semiconductor Field Effect Transistor
NMOS	-	N-type MOSFET
OA	-	Orthogonal array
PD MOSFET	-	Partially depleted SOI MOSFET
PMOS	-	P-type MOSFET
S/D	-	Source/Drain
SCE	-	Short channel effect
SOI	-	Silicon-on-insulator
SS	-	Subthreshold swing
TCAD	-	Technology Computer Aided Design
V_{TH}	-	Threshold voltage
VWF	-	Virtual Wafer Fab

LIST OF APPENDICES

APPENDIX	TITLE	PAGE
A	SOI NMOS L8 Code	167
B	SOI NMOS L9 Code	175
C	SOI PMOS L9 Code	183

LIST OF PUBLICATIONS

The research papers produced and published during the course of this research are as follows:

Journals:

1. Aziz, M.N.I.A., Salehuddin, F., Zain, A.S.M., Kaharudin, K.E. & Radzi, S.A. 2014, "Comparison of electrical characteristics between Bulk MOSFET and Silicon-on-insulator (SOI) MOSFET", Journal of Telecommunication, Electronic and Computer Engineering, vol. 6, no. 2, pp. 45-49.
2. Aziz, M.N.I.A., Salehuddin, F., Zain, A.S.M. & Kaharudin, K.E. 2015, "Study of electrical characteristic for 50nm and 10nm SOI body thickness in MOSFET device", Jurnal Teknologi, vol. 77, no. 21, pp. 109-115.
3. Aziz, M.N.I.A., Salehuddin, F., Zain, A.S.M. & Kaharudin, K.E. 2016, "The consequence of source/drain factor toward drive current in 10nm soi mosfet device", ARPN Journal of Engineering and Applied Sciences, vol. 11, no. 18, pp. 10909-10914.

Conference papers:

1. Aziz, M.N.I.A., Salehuddin, F., Zain, A.S.M., Kaharudin, K.E., Hazura, H., Idris, S.K., Hanim, A.R. & Manap, Z. 2016, "Analyze of threshold voltage in SOI PMOSFET device using Taguchi method", IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE, pp. 97.